## Jonathan Bailey

| Contact               | 4861 Bob and Betty Beyster Building<br>2260 Hayward St<br>Ann Arbor, MI 48109   | Phone: +1 (864) 607-3612<br>Email: jbaile@umich.edu<br>www-personal.umich.edu/~jbaile          |  |
|-----------------------|---|--|--|
| Research<br>Interests | Computer Architecture, Compilers, Hardware / Software Co-Design, and Throughput Processors  |  |  |
| Education             | <b>Ph.D. Computer Science and Engineering</b><br><i>University of Michigan</i><br>Advisor: Prof. Scott Mahlke<br>Cumulative GPA: 4.0  | 09/2015-Present<br>Ann Arbor, MI   |  |
|                       | <b>M.S. Computer Science and Engineering</b><br><i>University of Michigan</i><br>Cumulative GPA: 4.0  | 09/2015-12/2016<br>Ann Arbor, MI   |  |
|                       | <b>B.S. Computer Engineering</b><br><i>Clemson University</i><br>Cumulative GPA: 4.0  | 08/2011-05/2015<br>Clemson, SC   |  |
| Publications          | ns Scratch That (But Cache This): A Hybrid Register Cache / Scratchpad for GPUs<br>Jonathan Bailey, John Kloosterman, Scott Mahlke<br>International Conference on Compilers, Architecture, and Synthesis for Embedded<br>Systems (CASES) 2018 |  |  |
|                       | <b>RegLess: Just-in-Time Operand Staging for GPUs</b><br>John Kloosterman, Jonathan Beaumont, D. Anoushe Jamshidi, <b>Jonathan Bailey</b> , Trevor<br>Mudge, Scott Mahlke<br><i>International Symposium on Microarchitecture (MICRO) 2017</i> |  |  |
| Experience            | <ul> <li>University of Michigan</li> <li>Graduate Student Research Assistant</li> <li>Currently investigating dynamic compilation</li> <li>Previously researched GPU register caching hybrid register cache / scratchpad</li> </ul>           | 05/2016-Present<br>Ann Arbor, MI<br>and hardware reconfiguration<br>techniques and developed a |  |
|                       | <ul> <li>Arm</li> <li>Media Processing Group Intern</li> <li>Explored methods to reduce GPU register fi</li> </ul>  | 05/2017-9/2017<br>San Jose, CA<br>le power   |  |
|                       | <ul> <li>The Boeing Company</li> <li>Information Technology Intern</li> <li>Developed an Android application for naviga</li> <li>Investigated a possible implementation of a Android wearables</li> </ul>                                     | 05/2014-08/2014<br>Renton, WA<br>ating to Boeing facilities<br>proposed alert application for  |  |

|            | Clemson University  | 05/2013-06/2013   |  |
|------------|---|-------------------|--|
|            | Research Assistant  | Clemson, SC       |  |
|            | <ul> <li>Explored 3D printing capabilities with multidisciplinary engineering team</li> </ul>   |                   |  |
|            | Developed a method to send remote printer alerts to users   |                   |  |
| Course     | Acceleration of Pruned Neural Networks on GPUs  | Winter 2016       |  |
| Projects   | EECS 570, Parallel Computer Architecture  |                   |  |
|            | <ul> <li>Identified characteristics of GPUs that prevent them from translating the<br/>reduced structure of pruped neural networks into improved performance.</li> </ul>        |                   |  |
|            | Proposed and evaluated architectural modifications that allow performance to  |                   |  |
|            | scale more effectively with neural network pruning  | ow performance to |  |
|            | Superscalar Out-of-Order Processor  | Fall 2015         |  |
|            | EECS 470, Computer Architecture   |                   |  |
|            | <ul> <li>Designed a synthesizable DEC Alpha out-of-order processor</li> </ul>   | in Verilog        |  |
|            | <ul> <li>Incorporated advanced features such as three-way issue, a load-store queue,<br/>instruction prefetching, early tag broadcast, and a branch predictor with a</li> </ul> |                   |  |
|            | return address stack  |                   |  |
|            | <ul> <li>Achieved the fastest single-threaded performance in the cla</li> </ul>   | ISS               |  |
| Relevant   | EECS 470, Computer Architecture (A+)  |                   |  |
| Graduate   | EECS 583, Advanced Compilers (A+)   |                   |  |
| Coursework | EECS 492, Introduction to Artificial Intelligence (A)   |                   |  |
|            | EECS 570, Parallel Computer Architecture (A)  |                   |  |
|            | EECS 573, Microarchitecture (A+)  |                   |  |
| Honors and | First-Year Fellowship   | 2015              |  |
| Awards     | EECS Department, University of Michigan   | 2015              |  |
|            | Faculty Scholarship Award   | 2015              |  |
|            | Clemson University<br>Deader Mart Outstanding Series in Computer Engineering Award  | 2015              |  |
|            | ECE Department, Clemson University  | 2015              |  |
|            | Rhodes Most Outstanding Junior in Computer Engineering Award  | 2014              |  |
|            | ECE Department, Clemson University  | 2011              |  |
| Skills     | Programming Languages: C, C++, Bash, Verilog, VHDL, MATLAB, Jav   | /a                |  |
|            | Tools: GPGPU-Sim, LLVM, Synopsys Design Compiler  |                   |  |
| Service    | Conference Reviewer   |                   |  |
|            | <ul> <li>International Conference on Compilers, Architecture, and System</li> </ul>   | ynthesis for      |  |
|            | Embedded Systems (CASES '18)  |                   |  |
|            | <ul> <li>International Conference on Architectural Support for Programming Languages<br/>and Operating Systems (ASPLOS '18)</li> </ul>  |                   |  |
|            | <ul> <li>International Symposium on Microarchitecture (MICRO '17)</li> </ul>  |                   |  |
|            | <ul> <li>International Symposium on Code Generation and Optimization (CGO '17)</li> </ul>   |                   |  |
|            | Chair of Engineering Futures  | 08/2014-05/2015   |  |
|            | Tau Beta Pi, Clemson University   |                   |  |