

Jonathan Bailey

Contact	4861 Bob and Betty Beyster Building 2260 Hayward St Ann Arbor, MI 48109	Phone: +1 (864) 607-3612 Email: jbaile@umich.edu www-personal.umich.edu/~jbaile
Research Interests	Computer Architecture, Compilers, Hardware / Software Co-Design, and Throughput Processors	
Education	Ph.D. Computer Science and Engineering <i>University of Michigan</i> Advisor: Prof. Scott Mahlke Cumulative GPA: 4.0	09/2015-Present Ann Arbor, MI
	M.S. Computer Science and Engineering <i>University of Michigan</i> Cumulative GPA: 4.0	09/2015-12/2016 Ann Arbor, MI
	B.S. Computer Engineering <i>Clemson University</i> Cumulative GPA: 4.0	08/2011-05/2015 Clemson, SC
Publications	Scratch That (But Cache This): A Hybrid Register Cache / Scratchpad for GPUs Jonathan Bailey, John Kloosterman, Scott Mahlke <i>International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) 2018</i>	
	RegLess: Just-in-Time Operand Staging for GPUs John Kloosterman, Jonathan Beaumont, D. Anoushe Jamshidi, Jonathan Bailey, Trevor Mudge, Scott Mahlke <i>International Symposium on Microarchitecture (MICRO) 2017</i>	
Experience	University of Michigan <i>Graduate Student Research Assistant</i> <ul style="list-style-type: none">• Currently investigating dynamic compilation and hardware reconfiguration• Previously researched GPU register caching techniques and developed a hybrid register cache / scratchpad	05/2016-Present Ann Arbor, MI
	Arm <i>Media Processing Group Intern</i> <ul style="list-style-type: none">• Explored methods to reduce GPU register file power	05/2017-9/2017 San Jose, CA
	The Boeing Company <i>Information Technology Intern</i> <ul style="list-style-type: none">• Developed an Android application for navigating to Boeing facilities• Investigated a possible implementation of a proposed alert application for Android wearables	05/2014-08/2014 Renton, WA

	Clemson University	05/2013-06/2013
	<i>Research Assistant</i>	Clemson, SC
	<ul style="list-style-type: none"> • Explored 3D printing capabilities with multidisciplinary engineering team • Developed a method to send remote printer alerts to users 	
Course Projects	Acceleration of Pruned Neural Networks on GPUs	Winter 2016
	<i>EECS 570, Parallel Computer Architecture</i>	
	<ul style="list-style-type: none"> • Identified characteristics of GPUs that prevent them from translating the reduced structure of pruned neural networks into improved performance • Proposed and evaluated architectural modifications that allow performance to scale more effectively with neural network pruning 	
	Superscalar Out-of-Order Processor	Fall 2015
	<i>EECS 470, Computer Architecture</i>	
	<ul style="list-style-type: none"> • Designed a synthesizable DEC Alpha out-of-order processor in Verilog • Incorporated advanced features such as three-way issue, a load-store queue, instruction prefetching, early tag broadcast, and a branch predictor with a return address stack • Achieved the fastest single-threaded performance in the class 	
Relevant Graduate Coursework	EECS 470, Computer Architecture (A+)	
	EECS 583, Advanced Compilers (A+)	
	EECS 492, Introduction to Artificial Intelligence (A)	
	EECS 570, Parallel Computer Architecture (A)	
	EECS 573, Microarchitecture (A+)	
Honors and Awards	First-Year Fellowship	2015
	<i>EECS Department, University of Michigan</i>	
	Faculty Scholarship Award	2015
	<i>Clemson University</i>	
	Rhodes Most Outstanding Senior in Computer Engineering Award	2015
	<i>ECE Department, Clemson University</i>	
	Rhodes Most Outstanding Junior in Computer Engineering Award	2014
	<i>ECE Department, Clemson University</i>	
Skills	Programming Languages: C, C++, Bash, Verilog, VHDL, MATLAB, Java	
	Tools: GPGPU-Sim, LLVM, Synopsys Design Compiler	
Service	Conference Reviewer	
	<ul style="list-style-type: none"> • International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '18) • International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '18) • International Symposium on Microarchitecture (MICRO '17) • International Symposium on Code Generation and Optimization (CGO '17) 	
	Chair of Engineering Futures	08/2014-05/2015
	<i>Tau Beta Pi, Clemson University</i>	